McDermott Will&Emery

Buston Brussels Chicago Düsseldorf Houston London Los Angeles Miami Milan Munich New York Orange County Rome San Diego Silicon Valley Washington, D.C.

Attorney Docket No.: 067471-0030

Strategic alliance with MWE China Law Offices (Shanghai)

FACSIMILE

Date: November 23, 2009		Time Sent:				
To: Examiner Steve Theriault	Company: US Patent and Trademark Office	Facsimile No: 571-273-5867	Telephone No:	·		
From:	Ramyar M. Farid	Direct Phone:	+1 202 756 814	6		
From: E-Mail:	rfarid@mwe.com	Direct Fax:	+1 202 756 8087			
E-Man. Sent By:	Matilda Mason	Direct Phone:	202-756-8661			
Client/Matter/Tkpr:	067471-0011/5328	Original to Follow by Mail: Number of Pages, Including Cover:		No		
Citeraria anteriori	*			36		

Message:

Further to our telephone conversation, as requested please find attached the copies of Issue Fee Payment, Notice of Allowance, Amendment filed April 23, 2001, and the Office Action dated February 14, 2001 for Application Serial No. 09/280,777.

IF YOU DO NOT RECEIVE ALL OF THE PAGES, PLEASE CALL MATILDA MASON AT 202-756-8661 AS SOON AS POSSIBLE.

Main Facsimile: +1 202 756 8087 Facsimile Operator: +1 202 756 8090

U.S. practice conducted through McDermott Will & Emery LLP. Washington, D.C. 20005-3096 600 Thirteenth Street, N.W.

Telephone: +1 202 756 8000

The information contained in this facsimile message is legally privileged and confidential information intended only for the use of the individual or entity named above. If the reader of this message is not the intended recipient, you are hereby notified that any dissemination, distribution, or copy of this facsimile is strictly prohibited. If you have received this facsimile in error, please notify us immediately by telephone and return the original message to us at the below address by mail. Thank you.

NAK1-BG43

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Taketo Heishi et al.

Serial No.: 09/280,777

Filed: March 29, 1999

Title: INSTRUCTION CONVERTING

APPARATUS USING PARALLEL

EXECUTION CODE

Batch No.: G28

Examiner: D. Pan Group Art Unit: 2183

June 22, 2001

Irvine, California 92614

ISSUE FEE TRANSMITTAL

Box Issue Fee
Assistant Commissioner of Patents
Washington, DC 20231

Dear Sir:

Enclosed is our check for \$1,240.00 in payment of the Issue Fee for the above-identified application.

Please charge any additional fees to our deposit account No. 16-2462. A copy of this

letter is enclosed for that purpose.

I hereby certify that this correspondence is being deposited with the U.S. Postal Service as first class mail in an envelope addressed to: Box Issue Fee, Assistant Commissioner for Patents, Washington, DC 2023, on

June 22 2001, by Daniel Kerby

Signature June 22, 2001

Date of Signature

Very truly yours,

PRICE AND GESS

Joseph W. Price, Reg. No. 25,124

2100 S.E. Main St., Ste. 250

Irvine, CA 92614 949/261-8433

PART B-ISSUE FEE TRANSMITTAL

Complete and mail this form, together with a, & ್ರ-ಕ್ lees, to: **Box ISSUE FEE** Assistant Commissioner for Patents Washington, D.C. 20231

,	^	
\hookrightarrow	/ `	

MAILING INSTRUCTIONS: This form should be used for transmitting the ISSUE FEE. Blocks 1 , through 4 should be completed where appropriate. All further correspondence including the Issue Fee Receipt, the Patent, advance orders and notification of maintenance fees will be mailed to the current correspondence address as indicated unless corrected below or directed otherwise in Block 1, by (a) specifying a new correspondence address; and/or (b) indicating a separate "FEE ADDRESS" for maintenance lee notifications.

CURRENT CORRESPONDENCE ADDRESS (Note: Lagibly mark-up with any corrections or use Brock 1)

TM02/0514

JOSEPH W PRICE PRICE GESS & UBELL 2100 S E MAIN STREET STE 250 IRVINE CA 92614

FILING DATE

03/29/99

Note: The certificate of mailing below can only be used for domestic mailings of the Issue Fee Transmittal. This certificate cannot be used for any other accompanying papers. Each additional paper, such as an assignment or formal drawing, must have its own certificate of mailing.

Certificate of Malling

I hereby certily that this Issue Fee Transmittal is being deposited with the United States Postal Service with sufficient postage for first class mail in an envelope addressed to the Box laster fac address above on the date indicated below.

> Daniel Kerby (Depositor's name)

(Şıgnature)

(Oate)

EXAMINER AND GROUP ART UNIT DATE MAILED PAN, D 05/14/01

June 22,

First Named Applicant

HEISHI

09/280,777

APPLICATION NO.

35 USC 154(b) term ext

TITLE OF INVENTION

INSTRUCTION CONVERTING APPARATUS USING PARALLEL EXECUTION CODE

TOTAL CLAIMS

033

					<u> </u>	₄	-
ATTY	S DOCKET NO.	CLASS-SUBCLASS	BATCH NO.	APPLN. TYPE	SMALL ENTITY	FEE DUE	DATE DUE
O	NAK1-6643	712-212	.000 6	 128 UT)	LITY NO	\$124B.	<u> </u>
1. Change of correspondence address or indication of "Fee Address" (37 CFR 1.363). Use of PTO form(s) and Customer Number are recommended, but not required. Change of correspondence address (or Change of Correspondence Address form PTO/SB/122) attached. The Address' Indication (or "Fee Address" Indication form PTO/SB/47) attached.					g on the palent front page, its of up to 3 registered pater agents OR, alternatively, (a single firm (having as agistered attorney or agents of up to 2 registered pater gents. If no name is listed, northled.	st 1 PRICE 2) a 1) 2	AND GESS
PLEASE M Inclusion of the PTO of filing an as	IOTE: Unless an assigned 1 assigned data is only at r is being aubmitted unde signment.	E DATA TO BE PRINTED OF e la Identified below, no assig opropiale when an assignmen if separate cover. Completion	nee dala will appe It has been previou	ar on the patent. usly submitted to	4a. The following fees are of Palents and Tradem IX Issue Fee Advance Order - # 0	earks):	ck payable to Commissioner
MATY (B) RESID	(A) NAME OF ASSIGNEE MATSUSHITA FLECTRIC INDUSTRIAL CO., LITD. (B) RESIDENCE: (CITY & STATE OR COUNTRY) OSAKA, JAPAN Please check the appropriate assignee category indicated below (will not be printed on the patent) individual Corporation or other privide group entity government			on the patent)	4b. The following fees or of DEPOSIT ACCOUNT (ENCLOSE AN EXTRADO): Issue Fee	NUMBER 16 A COPY OF THIS FO	-2462
The COMMIS	SIONER OF PATENTS	THADEMARKS IS reque	sted to apply the I	saue Fee to the 20			
(Authorized S	ignature) sus Fee will not be accepted assigned or other party	hed from anyone other than to in interest as shown by the n	(Dat	e) 22/2001 Istered attorney			
depending of to complete Office, Wasi ADDRESS.	Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending on the needs of the individual case. Any comments on the amount of time required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, D.C. 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND FEES AND THIS FORM TO: Box Issue Fee, Assistant Commissioner for Patents, Washington D.C. 20231						
		of 1995, no persons are rec alid OMB control number.	quired to respond	to a collection			~





UNITED STATES DEPARTMENT OF COMMERCE Patent and Trademark Office

NOTICE OF ALLOWANCE AND ISSUE FEE DUE

TMODIZEE 14

JOSEPH W PRICE PRICE GESS & HARRY 2100 S E MAIN STREET STE 250 ISVINE CA 92614

APPLICATION NO. FILING		FILING DATE	TOTAL CLAIMS	EXAMINER AND GRO	OUP ART UNIT	DATE MAILED	
	09/280.777	9,0058\8d 9,0058\8d	033	PAN, D	211	93 - 05-14/01	
Rrst Named Applicant	HKT Desert		35	USC 154(b) been.	maxt. # O	Vavr.	

TITLE OF INVENTION

INSTRUCTION CONVERTING AFPARATUS USING PARALLEL EXECUTION CODE

	ATTYS D	OCKET NO.	CLASS-SUBCLASS	BATCH NO.	APPLN	. TYPE	SMALL ENTITY	PEE DUE	DATE DUE
	٠	6						*	
L	::	Nert-B64	3 712 -	212,000	628	UTIL	TT - NO	\$1240.	00 08/14/01

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. <u>PROSECUTION ON THE MERITS IS CLOSED.</u>

THE ISSUE FEE MUST BE PAID WITHIN <u>THREE MONTHS</u> FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. <u>THIS STATUTORY PERIOD CANNOT BE EXTENDED.</u>

HOW TO RESPOND TO THIS NOTICE:

- I. Review the SMALL ENTITY status shown above.
 If the SMALL ENTITY is shown as YES, verity your current SMALL ENTITY status:
 - A. If the status is changed, pay twice the amount of the FEE DUE shown above and notify the Patent and Trademark Office of the change in status, or
 - B. If the status is the same, pay the FEE DUE shown above.
- If the SMALL ENTITY is shown as NO:. .
- A. Pay FEE DUE shown above, or
- B. File verified statement of Small Entity Status before, or with, payment of 1/2 the FEE DUE shown above.
- II. Part B-Issue Fee Transmittal should be completed and returned to the Patent and Trademark Office (PTO) with your ISSUE FEE. Even if the ISSUE FEE has already been paid by charge to deposit account, Part B Issue Fee Transmittal should be completed and returned. If you are charging the ISSUE FEE to your deposit account, section "4b" of Part B-Issue Fee Transmittal should be completed and an extra copy of the form should be submitted.
- III. All communications regarding this application must give application number and batch number.

 Please direct all communications prior to issuance to Box ISSUE FEE unless advised to the contrary.

IMPORTANT REMINDER: Utility patents issuing on applications filled on or after Dec. 12, 1980 may require payment of maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due.

YOUR COPY

	Application No.	Applicant(s)		
	09/280,777	Heishi et al.		
Notice of Allowability	Examiner Pan		Art Unit 2163	
-The MAILING DATE of this communication appear	rs on the cover sheet	t with the co	rrespondenc	e address-
All claims being allowable, PROSECUTION ON THE MERITS IS (or previously mailed), a Notice of Allowance and Issue Fee Du THIS NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATEN the initiative of the Office or upon petition by the applicant. So	e or other appropriate of RIGHTS. This applica	communication ation is subje	an will be mail	ed in due course.
1. X This communication is responsive tothe amendment	filed on 04/26/01			·
2. X The allowed claim(s) Is/are	s 2,9,15 have been ca English translation of	nceled)	Stál on 03 3	7 9 9
3. X The drawings filed on	cceptable as formal dr	awings.		9
4. 🛭 Acknowledgement is made of a claim for foreign priorit	y under 35 U.S.C. § 1	19(a)-(d).		
a) 🛛 All b) 📑 some* c) Nigne of the:				
1. X Certified copies of the priority documents have b	een received.		•	
Certified copies of the priority documents have b	een received in Applic	ation No		•
Copies of the certified copies of the priority docu application from the International Bureau (PCI**Certified copies not received:	r Rule 17.2(a)).	eived in this r	national stage	
5. 🗀 Acknowledgement is made of a claim for domestic prior	rity under 35 U.S.C. §	119(e).		
Applicant has THREE MONTHS FROM THE "MAILING DATE" or noted below. Failure to timely comply will result in ABANDON EXTENDABLE FOR SUBMITTING NEW FORMAL DRAWINGS, Of for complying with the REQUIREMENT FOR THE DEPOSIT OF E	MENT of this application OR A SUBSTITUTE OAT	on. THIS THR 'H OR DECLA	EE-MONTH PI RATION. This	ERIOD IS NOT s three-month period
6. ☐ Note the attached EXAMINER'S AMENDMENT or NOT reason(s) why the oath or declaration is deficient. A S				
7. Applicant MUST submit NEW FORMAL DRAWINGS				
(a) ☐ including changes required by the Notice of Draftsp	erson's Patent Drawir	ig Revlew (P	TO-948) attac	ched .
1) ☐ hereto or 2) ☐ b Paper No				
(b) including changes required by the proposed drawin approved by the examiner.	g correction filed		, w	hich has been
(c) ☐ including changes required by the attached Examin Paper No	er's Amendment/Com	ment or in th	e Office actio	n of
ldentifying indicia such as the application number (se drawings should be filed as a separate paper with a tr	e 37 CFR 1.84(d)) sho ansmittal letter addre	ould be writtessed to the	len on the dr Official Draf	awings. The Taperson.
${\bf 8.} \; \square \; {\sf Note} \; {\sf the} \; {\sf attached} \; {\sf Examiner's} \; {\sf comment} \; {\sf regarding} \; {\sf REQ}$	UIREMENT FOR THE	DEPOSIT O	F BIOLOGIC	AL MATERIAL.
Any reply to this letter should include, in the upper right hand NUMBER). If applicant has received a Notice of Allowance at NOTICE OF ALLOWANCE should also be included.	comer, the APPLICA nd Issue Fee Due, the	TION NUMBI ISSUE BAT	ER (SERIES (CH NUMBER	CODE/SERIAL and DATE of the
Attachment(s)				
1 Notice of References Cited (PTO-892)	2. 🔲 No	tice of Informal	Patent Application	ın (PTO-152)
3 Notice of Draftsperson's Patent Drawing Review (PTO-948)	<u> </u>	· .		per No
5 Information Disclosure Statement(s) (PTO-1449), Paper No(s).			iment/Comment	
 Examiner's Comment Regarding Requirement for Deposit of Biologics Material 	ai 81 🗀 Exc	aminer's Staten	ent of Reasons	for Allowance
9 Other		DANIEL PRIMARY (GROUE	H. PAN EXPONINER	

U. S. Petent and Trademark Office PTO-37 (Rev. 01-01)

NAK1-BG43

PATENT APPLICATION

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Examiner: Pan, D

Heishi et al.

Group Art Unit: 2183

Serial No.: 09/280,777

April 23, 2001

Filed: March 29, 1999

Irvine, California 92614

For:

INSTRUCTION CONVERTING

APPARATUS USING PARALLEL

EXECUTION CODE

<u>AMENDMENT</u>

Honorable Commissioner of Patents Washington, D.C. 20231

Dear Sir:

In response to the Office Action dated February 14, 2001, the following amendments and remarks are respectfully submitted in connection with the above-identified application.

In the Title of the Invention:

Please replace the Title of the Invention with:

-INSTRUCTION CONVERTING APPARATUS USING PARALLEL EXECUTION CODE--.

Application No.: 09/280,6___

Page 2

In the Claims:

Please cancel claims 2, 9, and 15 without prejudice or disclaimer of the subject matter contained therein.

Please amend the claims as follows:

- 1 1. (amended) An instruction conversion apparatus that converts an instruction
- 2 sequence into parallel execution codes that are executable by a target processor, the target
- 3 processor having predetermined limitations regarding combinations of instructions
- 4 capable of being executed in parallel,
- 5 the instruction conversion apparatus comprising:
- 6 assigning means for successively assigning instructions in the instruction
- 7 sequence to parallel execution codes; and
- 8 control means for controlling the assigning means so that a combination of a
- 9 plurality of instructions that have already been assigned to a parallel execution code and
- 10 an instruction that the assigning means is about to assign to the parallel execution code
- satisfy the predetermined limitations of the target processor;
- wherein the target processor includes (1) a fetch means for successively fetching
- parallel execution codes that each include a plurality of unit fields from outside the target
- processor, (2) s+k-1 (where s,k are integers no smaller than 2) registers for storing s+k-1
- unit fields included in at least two parallel execution codes that have been fetched by the
- 16 fetch means, (3) decoding means, including s decoders that correspond to I^{st} to s^{th}
- 17 registers in the s+k-I registers, the decoders decoding at least one opcode stored in any of
- the l^{st} to s^{th} registers, and (4) operation executing means, connected to the s+k-1 registers
- 19 for executing operations in accordance with a decoding result of the s decoders,

- the assigning means assigning, when instructions to be assigned to a parallel execution code include a long instruction whose word length is equal to at least two but no more than k unit fields, one of an opcode and an operand of the long instruction to a u^{th} (where u is any integer such that 1 < u < s) unit field between the 1^{st} unit field and the s^{th} unit field, and only an operand of the long instruction to unit fields from a $(u+1)^{th}$ unit field to a $(u+k-1)^{th}$ unit field.
 - 1 6. (amended) The instruction conversion apparatus of Claim 5, further comprising:
 2 address resolving means for assigning a real address to a parallel execution code;
 - 3 and
 - second detecting means for detecting, when a real address has been assigned to a

 parallel execution code, an instruction including the real address that is not capable of

 being expressed by an original word length of the instruction,
 - the flag setting means setting the boundary flag at a unit field located one of before and after unit fields to which the instruction detected by the second detecting means has been assigned.
 - 1 8. (amended) A processor, comprising:
 - fetch means for successively fetching parallel execution codes that include a plurality of unit fields from outside the processor;
 - a register set for storing a combination of a plurality of instructions included in at least two parallel execution codes that have been fetched by the fetch means;

- decoding means for decoding, when the combination of instructions stored in the
- 7 register set satisfies predetermined restrictions, the instructions in the combination in
- 8 parallel; and
- 9 operation execution means for executing a plurality of operations in parallel in
- 10 accordance with a decoding result of the decoding means;
- s+k-1 (where s, k are integers no smaller than 2) registers for storing s+k-1 unit
- 12 fields included in at least two parallel execution codes that have been fetched by the fetch
- 13 means,
- 14 the decoding means including s decoders that correspond to I^{st} to s^{th} registers in
- 15 the s+k-1 registers and decode at least one opcode stored in any of the I^{st} to s^{th} registers,
- 16 and
- the operation executing means being connected to the s+k-1 registers and
- executing operations in accordance with a decoding result of the s decoders.
- 1 10. (amended) The processor of Claim 8,
- wherein a long instruction whose word length is equal to at least two but no more
- 3 than k unit fields is stored in any of the s+k-1 registers with a first of the at least two but
- 4 no more than k unit fields storing an opcode of the long instruction,
- 5 the decoding means including:
- a decoding control unit which, when an opcode of a long instruction in stored in a
- 7 u^{th} (1<u<s) unit field between the I^{st} unit field the s^{th} unit field, has the u^{th} decoder
- 8 decode the opcode stored in the u^{th} register and a value stored between the u^{th} register and
- 9 the $(u+k-1)^{th}$ register outputted to the operation execution means as an operand of the
- 10 long instruction.

- 1 12. (amended) The processor of Claim 8,
- wherein the decoding control unit performs control to invalidate a decoding
- 3 operation of every decoder from the $(u+1)^{th}$ decoder onwards when a value stored
- 4 between the $(u+1)^{th}$ register and the $(u+k-1)^{th}$ register is outputted to the operation
- 5 execution means as an operand of a long instruction.
- 1 14. (amended) A computer-readable recording medium storing an instruction
- 2 conversion program that converts an instruction sequence into parallel execution codes
- 3 that are executable by a target processor, the target processor having predetermined
- 4 limitations regarding combinations of instructions that can be executed in parallel,
- the instruction conversion program comprising:
- an assigning step for successively assigning instructions in the instruction
- 7 sequence to parallel execution codes; and
- a control step for controlling the assigning step so that a combination of a
- 9 plurality of instructions that have already been assigned to a parallel execution code and
- 10 an instruction that the assigning step is about to assign to the parallel execution code
- 11 satisfy the predetermined limitations of the target processor;
- wherein the target processor includes (1) a fetch means for successively fetching
- parallel execution codes that each include a plurality of unit fields from outside the target
- processor, (2) s+k-1 (where s,k are integers no smaller than 2) registers for storing s+k-1
- unit fields included in at least two parallel execution codes that have been fetched by the
- 16 fetch means, (3) decoding means, including s decoders that correspond to I^{st} to s^{th}
- registers in the s+k-1 registers, the decoders decoding at least one opcode stored in any of

- the I^{m} to s^{th} registers, and (4) operation executing means, connected to the s+k-1 registers
- 19 for executing operations in accordance with a decoding result of the s decoders,
- 20 the assigning step assigning, when instructions to be assigned to a parallel
- 21 execution code include a long instruction whose word length is equal to at least two but
- 22 no more than k unit fields, at least one of an opcode and an operand of the long
- 23 instruction to a u^{th} (where u is any integer such that 1 < u < s) unit field between the 1^{st} unit
- 24 field the sth unit field, and only an operand of the long instruction to unit fields from a
- 25 $(u+1)^{th}$ unit field to a $(u+k-1)^{th}$ unit field.
- 1 16. (amended) The computer-readable recording medium of Claim 14,
- wherein the instruction conversion program further comprises:
- a grouping step for forming an instruction group of a plurality of instructions that
- 4 do not exhibit a dependency relation (hereafter "data dependency relation"), a data
- 5 dependency relation being a relation between an instruction defining a resource and an
- 6 instruction referring to the same resource; and
- a first detecting step for detecting, when a lst to an sth unit field in a parallel
- 8 execution code have been assigned at least one instruction by the assigning step and an
- 9 instruction (hereafter "short instruction") with a shorter word length than a long
- 10 instruction is left in the instruction group, a long instruction assigned to unit fields
- 11 between the 1st unit field and the sth unit field,
- wherein the control step includes a first control substep for controlling the
- assigning step to rearrange instructions that have already been assigned to the parallel
- 14 execution code so that the detected long instruction is assigned to unit fields between the
- 15 s^{th} unit field and the $(s+k-1)^{th}$ unit field and the short instruction remaining in the

- instruction group is assigned to a unit field between the 1st unit field and the (s-1)th unit
- 17 field.

Please add the following claims 21 - 36:

- 1 21. An instruction conversion apparatus that converts an instruction sequence into
- 2 parallel execution codes that are executable by a target processor, the target processor
- 3 having predetermined limitations regarding combinations of instructions capable of being
- 4 executed in parallel,
- 5 the instruction conversion apparatus comprising:
- an assigning unit for successively assigning instructions in the instruction
- 7 sequence to parallel execution codes; and
- 8 a control unit for controlling the assigning unit so that a combination of a plurality
- 9 of instructions that have already been assigned to a parallel execution code and an
- 10 instruction that the assigning unit is about to assign to the parallel execution code satisfy
- 11 the predetermined limitations of the target processor;
- wherein the target processor includes (1) a fetch unit for successively fetching
- parallel execution codes that each include a plurality of unit fields from outside the target
- processor, (2) s+k-1 (where s, k are integers no smaller than 2) registers for storing s+k-1
- unit fields included in at least two parallel execution codes that have been fetched by the
- 16 fetch unit, (3) a decoding unit, including s decoders that correspond to I^{st} to s^{th} registers
- in the s+k-1 registers, the decoders decoding at least one opcode stored in any of the 1^{st} to
- 18 s^{th} registers, and (4) an operation executing unit, connected to the s+k-1 registers for
- 19 executing operations in accordance with a decoding result of the s decoders,

20

21

Application No.: 09/2877 Page 8

the assigning unit assigning, when instructions to be assigned to a parallel execution code include a long instruction whose word length is equal to at least two but no more than k unit fields, one of an opcode and an operand of the long instruction to a 22 u^{th} (where u is any integer such that $l \le u \le s$) unit field between the l^{st} unit field and the s^{th} 23 unit field, and only an operand of the long instruction to unit fields from a $(u+1)^{th}$ unit 24 field to a $(u+k-1)^{th}$ unit field. 25

- The instruction conversion apparatus of Claim 21, further comprising: 22. 1
- a grouping unit for forming an instruction group of a plurality of instructions that 2
- do not exhibit a dependency relation (hereafter "data dependency relation"), a data 3
- dependency relation being a relation between an instruction defining a resource and an 4
- 5 instruction referring to the same resource; and
- a first detecting unit for detecting, when a I. to an sth unit field in a parallel 6
- execution code have been assigned at least one instruction by the assigning unit and an 7
- instruction (hereafter "short instruction") with a shorter word length than a long 8
- instruction is left in the instruction group, a long instruction assigned to unit fields 9
- between the 1st unit field and the sth unit field. 10
- wherein the control unit includes a first control unit for controlling the assigning 11
- unit to rearrange instructions that have already been assigned to the parallel execution 12
- code so that the detected long instruction is assigned to unit fields between the sth unit 13
- field and the (s+k-l)th unit field and the short instruction remaining in the instruction 14
- group is assigned to a unit field between the 1st unit field and the (s-1)th unit field. 15

- 1 23. The instruction conversion apparatus of Claim 22,
- 2 wherein the instruction group includes instructions that exhibit an
- 3 anti-dependence and instructions that exhibit an output dependence, an anti-dependence
- 4 being a relation between an instruction that refers to a resource and an instruction that
- 5 thereafter defines the resource, and an output dependence being a relation between an
- 6 instruction that defines a resource and another instruction that defines the resource,
- 7 the control unit including a search unit for searching for a combination pattern,
- 8 composed of a plurality of instructions in the instruction group, that is unaffected by an
- 9 anti-dependence and an output dependence, and
- 10 the first control unit controlling the assigning unit to rearrange the plurality of
- instructions in accordance with the combination pattern found by the search unit, to
- 12 assign the long instruction found by the detecting unit to unit fields from the s^{th} unit field
- to the $(s+k-1)^{th}$ unit field, and to assign a short instruction left in the instruction group to
- a unit field between the lst unit field and the (s-l)th unit field.
- 1 24. The instruction conversion apparatus of Claim 23, further comprising:
- a flag setting unit for setting a parallel execution boundary flag at each boundary
- 3 that marks a position at which the predetermined limitations of the target processor
- 4 dictate that parallel execution is not possible.
- 1 25. The instruction conversion apparatus of Claim 24, further comprising:
- an address resolving unit for assigning a real address to a parallel execution code;
- 3 and

- a second detecting unit for detecting, when a real address has been assigned to a
- 5 parallel execution code, an instruction including the real address that is not capable of
- 6 being expressed by an original word length of the instruction,
- 7 the flag setting unit setting the boundary flag at a unit field located one of before
- 8 and after unit fields to which the instruction detected by the second detecting unit has
- 9 been assigned.
- 1 26. The instruction conversion apparatus of Claim 25, further comprising:
- a replacing unit for replacing an instruction detected by the second detecting unit
- 3 with a transfer instruction that transfers an address to a register and an addressing
- 4 instruction that performs the same processing as the replaced instruction using the
- 5 register,
- 6 the assigning unit assigning the two instructions substituted by the replacing unit
- 7 to a plurality of unit fields, and
- 8 the flag setting unit setting a boundary flag at one of the plurality of unit fields to
- 9 which the two substituted instructions have been assigned to show a parallel execution
- 10 boundary.
- 1 27. A processor, comprising:
- a fetch unit for successively fetching parallel execution codes that include a
- 3 plurality of unit fields from outside the processor;
- 4 a register set for storing a combination of a plurality of instructions included in at
- 5 least two parallel execution codes that have been fetched by the fetch unit;

Application No.: 09/280, L-

- a decoding unit for decoding, when the combination of instructions stored in the register set satisfies predetermined restrictions, the instructions in the combination in parallel; and
- an operation execution unit for executing a plurality of operations in parallel in accordance with a decoding result of the decoding unit;
- s+k-1 (where s,k are integers no smaller than 2) registers for storing s+k-1 unit fields included in at least two parallel execution codes that have been fetched by the fetch unit,
- the decoding unit including s decoders that correspond to I^{st} to s^{th} registers in the s+k-1 registers and decode at least one opcode stored in any of the I^{st} to s^{th} registers, and the operation executing unit being connected to the s+k-1 registers and executing

operations in accordance with a decoding result of the s decoders.

1 28. The processor of Claim 27,

17

- wherein a long instruction whose word length is equal to at least two but no more
 than k unit fields is stored in any of the s+k-I registers with a first of the at least two but
 no more than k unit fields storing an opcode of the long instruction,
- 5 the decoding unit including:
- a decoding control unit which, when an opcode of a long instruction in stored in a u^{th} (1 < u < s) unit field between the I^{st} unit field the s^{th} unit field, has the u^{th} decoder decode the opcode stored in the u^{th} register and a value stored between the u^{th} register and the $(u+k-1)^{th}$ register outputted to the operation execution unit as an operand of the long instruction.

- 1 29. The processor of Claim 27
- wherein the decoding control unit performs control to invalidate a decoding
- 3 operation of every decoder from the $(u+1)^{th}$ decoder onwards when a value stored
- 4 between the $(u+1)^{th}$ register and the $(u+k-1)^{th}$ register is outputted to the operation
- 5 execution unit as an operand of a long instruction.
- 1 30. A recording medium storing executable code for a processor, the processor
- 2 including (1) a fetch unit for successively fetching parallel execution codes that each
- 3 include a plurality of unit fields from outside the target processor, (2) s+k-1 (where s,k
- 4 are integers no smaller than 2) registers for storing s+k-1 unit fields included in at least
- 5 two parallel execution codes that have been fetched by the fetch unit, (3) a decoding unit,
- 6 including s decoders that correspond to I^{st} to s^{th} registers in the s+k-I registers, the
- decoders decoding at least one opcode stored in any of the I^{st} to s^{th} registers, and (4) an
- 8 operation executing unit, connected to the s+k-1 registers for executing operations in
- 9 accordance with a decoding result of the s decoders,
- the executable code stored on the recording medium being arranged such that at
- least one of an opcode and an operand of a long instruction having a word length of at
- least two but no more than k unit fields is arranged into to a u^{th} (where u is any integer
- such that I < u < s) unit field between the I^{st} unit field and the s^{th} unit field and the s^{th} unit
- 14 field, and only an operand of the long instruction is arranged in unit fields from a $(u+1)^{th}$
- 15 unit field to a $(u+k-1)^{th}$ unit field.
- 1 31. A computer-readable recording medium storing an instruction conversion
- 2 program that converts an instruction sequence into parallel execution codes that are

Application No.: 09/280,_1

- 3 executable by a target processor, the target processor having predetermined limitations
- 4 regarding combinations of instructions that can be executed in parallel,
- 5 the instruction conversion program comprising:
- 6 an assigning step for successively assigning instructions in the instruction
- 7 sequence to parallel execution codes; and
- 8 a control step for controlling the assigning step so that a combination of a
- 9 plurality of instructions that have already been assigned to a parallel execution code and
- 10 an instruction that the assigning step is about to assign to the parallel execution code
- 11 satisfy the predetermined limitations of the target processor;
- wherein the target processor includes (1) a fetch unit for successively fetching
- 13 parallel execution codes that each include a plurality of unit fields from outside the target
- processor, (2) s+k-1 (where s, k are integers no smaller than 2) registers for storing s+k-1
- unit fields included in at least two parallel execution codes that have been fetched by the
- 16 fetch unit, (3) a decoding unit, including s decoders that correspond to Ist to sth registers
- in the s+k-1 registers, the decoders decoding at least one opcode stored in any of the I^{st} to
- 18 s^{th} registers, and (4) an operation executing unit, connected to the s+k-1 registers for
- 19 executing operations in accordance with a decoding result of the s decoders,
- 20 the assigning step assigning, when instructions to be assigned to a parallel
- 21 execution code include a long instruction whose word length is equal to at least two but
- 22 no more than k unit fields, at least one of an opcode and an operand of the long
- 23 instruction to a u^{th} (where u is any integer such that 1 < u < s) unit field between the I^{st} unit
- 24 field the sth unit field, and only an operand of the long instruction to unit fields from a
- 25 $(u+1)^{th}$ unit field to a $(u+k-1)^{th}$ unit field.

Application No.: 09/280

- 1 32. The computer-readable recording medium of Claim 31,
- 2 wherein the instruction conversion program further comprises:
- a grouping step for forming an instruction group of a plurality of instructions that
- 4 do not exhibit a dependency relation (hereafter "data dependency relation"), a data
- 5 dependency relation being a relation between an instruction defining a resource and an
- 6 instruction referring to the same resource; and
- a first detecting step for detecting, when a 1st to an sth unit field in a parallel
- 8 execution code have been assigned at least one instruction by the assigning step and an
- 9 instruction (hereafter "short instruction") with a shorter word length than a long
- 10 instruction is left in the instruction group, a long instruction assigned to unit fields
- between the I^{st} unit field and the s^{th} unit field,
- wherein the control step includes a first control substep for controlling the
- 13 assigning step to rearrange instructions that have already been assigned to the parallel
- 14 execution code so that the detected long instruction is assigned to unit fields between the
- 15 s^{th} unit field and the $(s+k-1)^{th}$ unit field and the short instruction remaining in the
- instruction group is assigned to a unit field between the 1st unit field and the (s-1)th unit
- 17 field.
- 1 33. The computer-readable recording medium of Claim 32,
- 2 wherein the instruction group includes instructions that exhibit an
- 3 anti-dependence and instructions that exhibit an output dependence, an anti-dependence
- 4 being a relation between an instruction that refers to a resource and an instruction that
- 5 thereafter defines the resource, and an output dependence being a relation between an
- 6 instruction that defines a resource and another instruction that defines the resource,

Application No.: 09/280,__/

- 7 the control step including a search substep for searching for a combination
- 8 pattern, composed of a plurality of instructions in the instruction group, that is unaffected
- 9 by an anti-dependence and an output dependence, and
- the first control substep controlling the assigning step to rearrange the plurality of
- instructions in accordance with the combination pattern found by the search substep, to
- 12 assign the long instruction found by the detecting step to unit fields from the sth unit field
- to the $(s+k-1)^{th}$ unit field, and to assign a short instruction left in the instruction group to
- a unit field between the 1st unit field and the (s-1)th unit field.
- 1 34. The computer-readable recording medium of Claim 33,
- 2 wherein the instruction conversion program further comprises:
- a flag setting step for setting a parallel execution boundary flag at each boundary
- 4 that marks a position at which the predetermined limitations of the target processor
- 5 dictate that parallel execution is not possible.
- 1 35. The computer-readable recording medium of Claim 34.
- 2 wherein the instruction conversion program further comprises:
- 3 an address resolving step for assigning a real address to a parallel execution code;
- 4 and
- a second detecting step for detecting, when a real address has been assigned to a
- 6 parallel execution code, an instruction including the real address that cannot be expressed
- 7 by an original word length of the instruction,

- 8 the flag setting step setting the boundary flag at a unit field located one of before
- 9 and after unit fields to which the instruction detected by the second detecting step has
- 10 been assigned.
- 1 36. The computer-readable recording medium of Claim 35,
- 2 wherein the instruction conversion program further comprises:
- a replacing step for replacing an instruction detected by the second detecting step
- 4 with a transfer instruction that transfers an address to a register and an addressing
- 5 instruction that performs the same processing as the replaced instruction using the
- 6 register,
- 7 the assigning step assigning the two instructions substituted by the replacing step
- 8 to a plurality of unit fields, and
- 9 the flag setting step setting a boundary flag at one of the plurality of unit fields to
- which the two substituted instructions have been assigned to show a parallel execution
- 11 boundary.

Application No.: 09/280, ___

Page 17

REMARKS

Attached hereto is a marked-up version of the changes made to the application by this Amendment.

This amendment is responsive to the Office Action dated February 14, 2001. In the application Claims 1 – 20 were pending, and the Office Action rejected Claims 1, 8, and 14 pursuant to Title 35 U.S.C. §103 as being obvious over Umekita (5,452,461) in view of Hertile (3,955,180). The Office Action noted some minor syntax errors that have been corrected with the assistance of the Examiner's helpful suggestions.

Claims 2-7, 9-12, and 15-20 were deemed to contain allowable subject matter but were objected to for depending from rejected claims. Claim 13 was allowed. Applicants would initially like to thank the Examiner for his helpful suggestions with respect to the application and for the indication of allowable subject matter. Without acquiescing to the rejections in the Office Action, Applicants have modified Claims 1, 8 and 14 to include the allowable subject matter of the claims immediately following said claims, and canceled the duplicative claims.

Additionally, Applicants have added a new set of claims that substitute the term "means" in the original set of claims with "unit" so as not to implicate Title 35 U.S.C. §112 paragraph 6. The new set of claims include the allowable subject matter of the previously identified claims and are believed to be allowable on this basis.

Accordingly, Applicants believe that the application is now in condition for allowance.

Application No.: 09/280, __.

Page 18

If the Examiner feels that a telephone interview will further the prosecution of this case, the Examiner is invited to contact the Applicants at the number below.

Respectfully submitted,

PRICE AND GESS

I hereby certify that this correspondence is being deposited with the United States Postal Service as First Class Mail in an envelope addressed to the Assistant Commissioner for Patents, Washington DS-2021

n April 23.-2001

Daniel Kerby

April 23, 2001

Date

By:

Michael J. Moffatt Registration No. 39,304

2100 S.E. Main St., Suite 250

Irvine, California 92614

Telephone: 949/261-8433

Attachment: Version with Markings to Show Changes Made

Application No.: 09/286___7

Page 19

VERSION WITH MARKINGS TO SHOW CHANGES MADE

In the Claims:

Claims 2, 9, and 15 have been canceled.

The Claims have been amended as follows:

- 1 1. (amended) An instruction conversion apparatus that converts an instruction
- 2 sequence into parallel execution codes that are executable by a target processor, the target
- 3 processor having predetermined limitations regarding combinations of instructions [that
- 4 can be] capable of being executed in parallel,
- 5 the instruction conversion apparatus comprising:
- 6 assigning means for successively assigning instructions in the instruction
- 7 sequence to parallel execution codes; and
- 8 control means for controlling the assigning means so that a combination of a
- 9 plurality of instructions that have already been assigned to a parallel execution code and
- an instruction that the assigning means is about to assign to the parallel execution code
- satisfy the predetermined limitations of the target processor[.]:
- 12 wherein the target processor includes (1) a fetch means for successively fetching
- 13 parallel execution codes that each include a plurality of unit fields from outside the target
- processor, (2) s+k-1 (where s, k are integers no smaller than 2) registers for storing s+k-1
- 15 unit fields included in at least two parallel execution codes that have been fetched by the
- 16 fetch means, (3) decoding means, including s decoders that correspond to 1st to sth
- 17 registers in the s+k-1 registers, the decoders decoding at least one opcode stored in any of
- 18 the l^{st} to s^{th} registers, and (4) operation executing means, connected to the s+k-1 registers
- 19 for executing operations in accordance with a decoding result of the s decoders.

- 20 the assigning means assigning, when instructions to be assigned to a parallel
- 21 execution code include a long instruction whose word length is equal to at least two but
- 22 no more than k unit fields, one of an opcode and an operand of the long instruction to a
- 23 u^{th} (where u is any integer such that $I \le u \le s$) unit field between the I^{st} unit field and the s^{th}
- 24 unit field, and only an operand of the long instruction to unit fields from a $(u+1)^{th}$ unit
- 25 field to a $(u+k-1)^{th}$ unit field.
- 1 6. (amended) The instruction conversion apparatus of Claim 5, further comprising:
- 2 address resolving means for assigning a real address to a parallel execution code;
- 3 and
- 4 second detecting means for detecting, when a real address has been assigned to a
- 5 parallel execution code, an instruction including the real address that [cannot be] is not
- 6 capable of being expressed by an original word length of the instruction,
- 7 the flag setting means setting the boundary flag at a unit field located one of
- 8 before and after unit fields to which the instruction detected by the second detecting
- 9 means has been assigned.
- 1 8. (amended) A processor, comprising:
- 2 fetch means for successively fetching parallel execution codes that include a
- 3 plurality of unit fields from outside the processor;
- 4 a register set for storing a combination of a plurality of instructions included in at
- 5 least two parallel execution codes that have been fetched by the fetch means;

Application No.: 09/28__77

- decoding means for decoding, when the combination of instructions stored in the
- 7 register set satisfies predetermined restrictions, the instructions in the combination in
- 8 parallel; and
- 9 operation execution means for executing a plurality of operations in parallel in
- 10 accordance with a decoding result of the decoding means[.];
- 11 s+k-1 (where s, k are integers no smaller than 2) registers for storing s+k-1 unit
- 12 fields included in at least two parallel execution codes that have been fetched by the fetch
- 13 means,
- the decoding means including s decoders that correspond to Ist to sthe registers in
- 15 the s+k-1 registers and decode at least one opcode stored in any of the 1^{st} to s^{th} registers,
- 16 <u>and</u>
- the operation executing means being connected to the s+k-1 registers and
- 18 executing operations in accordance with a decoding result of the s decoders.
- 1 10. (amended) The processor of Claim [9]8,
- wherein a long instruction whose word length is equal to at least two but no more
- 3 than k unit fields is stored in any of the s+k-1 registers with a first of the at least two but
- 4 no more than k unit fields storing an opcode of the long instruction.
- 5 the decoding means including:
- a decoding control unit which, when an opcode of a long instruction in stored in a
- 7 u^{th} (1<u<s) unit field between the I^{st} unit field the s^{th} unit field, has the u^{th} decoder
- 8 decode the opcode stored in the u^{th} register and a value stored between the u^{th} register and
- 9 the $(u+k-1)^{th}$ register outputted to the operation execution means as an operand of the
- 10 long instruction.

- 1 12. (amended) The processor of Claim [9]8.
- wherein the decoding control unit performs control to invalidate a decoding
- 3 operation of every decoder from the $(u+1)^{th}$ decoder onwards when a value stored
- 4 between the $(u+1)^{th}$ register and the $(u+k-1)^{th}$ register is outputted to the operation
- 5 execution means as an operand of a long instruction.
- 1 14. (amended) A computer-readable recording medium storing an instruction
- 2 conversion program that converts an instruction sequence into parallel execution codes
- 3 that are executable by a target processor, the target processor having predetermined
- 4 limitations regarding combinations of instructions that can be executed in parallel,
- the instruction conversion program comprising:
- an assigning step for successively assigning instructions in the instruction
- 7 sequence to parallel execution codes; and
- a control step for controlling the assigning step so that a combination of a
- 9 plurality of instructions that have already been assigned to a parallel execution code and
- an instruction that the assigning step is about to assign to the parallel execution code
- satisfy the predetermined limitations of the target processor[.];
- wherein the target processor includes (1) a fetch means for successively fetching
- parallel execution codes that each include a plurality of unit fields from outside the target
- processor, (2) s+k-1 (where s, k are integers no smaller than 2) registers for storing s+k-1
- unit fields included in at least two parallel execution codes that have been fetched by the
- 16 fetch means, (3) decoding means, including s decoders that correspond to I" to sth
- 17 registers in the s+k-1 registers, the decoders decoding at least one opcode stored in any of

- 18 the l^{st} to s^{th} registers, and (4) operation executing means, connected to the s+k-1 registers
- 19 for executing operations in accordance with a decoding result of the s decoders.
- 20 the assigning step assigning, when instructions to be assigned to a parallel
- 21 execution code include a long instruction whose word length is equal to at least two but
- 22 no more than k unit fields, at least one of an opcode and an operand of the long
- 23 instruction to a u^{th} (where u is any integer such that $1 \le u \le s$) unit field between the 1^{st} unit
- 24 field the sth unit field, and only an operand of the long instruction to unit fields from a
- 25 $(u+1)^{th}$ unit field to a $(u+k-1)^{th}$ unit field.
- 1 16. (amended) The computer-readable recording medium of Claim [15]14,
- wherein the instruction conversion program further comprises:
- a grouping step for forming an instruction group of a plurality of instructions that
- 4 do not exhibit a dependency relation (hereafter "data dependency relation"), a data
- 5 dependency relation being a relation between an instruction defining a resource and an
- 6 instruction referring to the same resource; and
- a first detecting step for detecting, when a l^{st} to an s^{th} unit field in a parallel
- 8 execution code have been assigned at least one instruction by the assigning step and an
- 9 instruction (hereafter "short instruction") with a shorter word length than a long
- 10 instruction is left in the instruction group, a long instruction assigned to unit fields
- 11 between the 1st unit field and the sth unit field,
- wherein the control step includes a first control substep for controlling the
- assigning step to rearrange instructions that have already been assigned to the parallel
- 14 execution code so that the detected long instruction is assigned to unit fields between the
- 15 sth unit field and the (s+k-1)th unit field and the short instruction remaining in the

Page 24

- instruction group is assigned to a unit field between the 1" unit field and the (s-1)th unit 16
- 17 field.

Claims 21 - 35 have been added.



UNITED STATL & DEPARTMENT OF COMMERCE Paterit and Trademark Office

Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR		AT	TORNEY DOCKET NO.
037180.777	0.0729793	HELE 54.13		Y	Nak i -Blidili
		\mathbb{\text{Moto/02:14}	٦	E	KAMINER
JOSEPH W PR PNICE GESS		3 344 y 7 11 a. 1.61	•	ART UNIT	PAPER NUMBER
	NN STREET	OCE 080 - 1		2183 Date Mailed:	7

Please find below and/or attached an Office communication concerning this application or proceeding.

Commissioner of Patents and Trademarks

ACTION Amendment



Applicant(s)

Application No.

A 20 A 24 A 2 A 2 A 2 A 2 A 2 A 2 A 2 A 2 A	09/280,777		Heishi et al.		
Office Action Summary	Examiner Pan	Group Art Unit 2183			
X Responsive to communication(s) filed on Mar 29, 1999					
This action is FINAL.					
Since this application is in condition for allowance except in accordance with the practice under Ex parte Quay#83	for formal matters, 5 C.D. 11; 453 O.G. 21	prosecution as to the n 3.	nerits is closed		
A shortened statutory period for response to this action is set longer, from the mailing date of this communication. Failure application to become abandoned. (35 U.S.C. § 133). Exter 37 CFR 1.136(a).	to respond within the p	eriod for response will c	ause the		
Disposition of Claim					
X) Claim(s) <u>1-20</u>		is/are per	ding in the applicat		
Of the above, claim(s) <u>none</u>	·	is/are withdraw	n from consideration		
		is/a	re allowed.		
Claim(s) 1. 8. and 14			re rejected.		
Claim(s) 2-7, 9-12, and 15-20					
Claims					
Application Papers See the attached Notice of Draftsperson's Patent Draw The drawing(s) filed on	is □ application is the priority document is of the prior	oroveddisapproved.			
☐ Acknowledgement is made of a claim for domestic pri	ority under 35 U.S.C. §	119(e).			
Attachment(s) Notice of References Cited, PTO-892 Information Disclosure Statement(s), PTO-1449, Pape Interview Summary, PTO-413 Notice of Draftsperson's Patent Drawing Review, PTO Notice of Informal Patent Application, PTO-152	, , ,	DAM: PRIMAR GRO	EL HI. PAN Y EXAMINER		
— SEE OFFICE ACTION	ON THE FOLLOWING P	AGES	İ		

Application/Control Number: 09/280,777

Page 2

Art Unit:2183

- 1. Claims 1-20 are presented for examination.
- Applicant is kindly suggested to reduce the lengthy title.
- 3. Claims 1-7,14-20 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.
- 4. As to claim 1, line 5, "can be" is indefinite. Suggestion: able to, capable of, or the like. See also claim 14, line 6.
- 5. As to claim 6, line 7, "cannot be" is indefinite. Suggestion: not able to, not capable of, or the like

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claims 1,14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Umekita (5,452,461) in view of Hertile (3,955,180)
- 7. As to claims 1,14, Umekita disclosed an instruction conversion system comprising at least:
- a) assigning means [table] for assigning instructions on the instruction sequence [virtual code] to parallel codes [real code] (e.g., col.7, lines 50-65).

Application/Control Number: 09/280,777

Page 3

Art Unit:2183

- 8. Umekita did not specifically show the control means for controlling the assigned instructions and the instruction was about to assigned to the parallel codes satisfied a predetermined limitations of the target processor as claimed. However, Hertile disclosed a system including predetermined target processor limitations (e.g. see col.1, lines 40-45, lines 65-68, col.2, lines 1-7). It would have been obvious to one of ordinary skill in the art to use Hertile in Umekita for including the control means as claimed because the use of Hertile could provide enhanced control for assigning the instruction sequence in Umekita to adjust to specific requirements of the execution of the parallel codes in the target processor.
- 9. Claim 8 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kuriyama et al. (4,858,105) in view of Suko et al. (4,611,281).

As to claim 8, Kuriyama disclosed at least:

- a)fetching means (see col.12, lines 43-47) for fetching a instruction codes in parallel; b)decoding means (col.1, lines 45-50, col.13, lines 5-14) for decoding the instructions in parallel; c)operation execution means for executing the plurality of operations in parallel based on the decoding result (e.g. see col.1, lines 60-68, col.2, lines 1-2, col.13, lines 5-14).
- 10. Kuriyama did not specifically show the register set for storing combination of the plurality of instructions included in the parallel instruction codes as claimed. However, Suko disclosed a system including a register set [trace memory] for storing a combination of data corresponding to a plurality of instructions (col.4, lines 13-23, col.5, lines 42-47. It would have been obvious to one of ordinary skill in the art to use Suko in Kuriyama for storing the combination of the plurality of

Application/Control Number: 09/280,777

Page 4

Art Unit:2183

instructions as claimed because the use of Suko could increase the adaptability of Kuriyama to accept a combination set of plurality of instructions in a given storage.

- 11. Claim 13 is allowable over the art of record.
- 12. Claims 2-7,9-12,15-20 would be allowable if rewritten to overcome the rejection(s) under 35 U.S.C. 112, 2nd paragraph, set forth in this Office action and to include all of the limitations of the base claim and any intervening claims.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to d Pan whose telephone number is (703) 305 9696. The examiner can normally be reached on M-F from 8:00 to 4:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Chang, can be reached on (703) 305 3900. The fax phone number for the organization where this application or proceeding is assigned is (703) 308 6306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305 3900.

			Application No. 09/280,777	Applicant(s) Helshi et al.				
	Notice of References Cited			Examiner Pan		Group Art Unit 2183		age 1 of 1
			U.	S. PATENT DOCUMENTS				
\neg	\neg	DOCUMENT NO.	DATE	NAME	l .		CLASS	SUBCLASS
П	A	4,611,281	09/09/86	Şuko E	A	_	714	
	В	4,858,105	08/15/89	Kurlyama	et al.		712	235
	c	3,955,180	05/04/76	Hirtle	·		703	26
	D	5,452,481	09/09/86	Umekita	et'al.		717	6
	Ε				<u> </u>			
	F							
	a							
	н							
	١							
	L							
	к							
	L							
	M							
			FOR	EIGN PATENT DOCUMENTS	;			
		DOCUMENT NO.	DATE	COUNTRY	NAME		CLASS	SUBCLASS
	N						_	
	٥							
L.	P						٠.	
	q							<u> </u>
	R			,			ļ	
	\$						<u> </u>	
	Т							
ĺ			No	ON-PATENT DOCUMENTS				
			DOCUMENT (Including A	uthor, Title, Source, and Perliner	nt Pages)			DATE
	u							
	٧							
L								
	w							
	x							

U. S. Patent and Trademark Office PTO-892 (Rev. 9-95)

Notice of References Cited

Part of Paper No. ____7

Form PTO 948 (Rev. 8-98)

The drawing(s) filed (insert date

U.S. DEPARTMENT OF COMMERCE - Patent and Trademark Office

Application No. 200

NOTICE OF DRAFTSPERSON'S PATENT DRAWING REVIEW

· · · · · · · · · · · · · · · · · · ·	
DRAWINGS, 37 CFR 1.84(a): Acceptable categories of drawings:	8. ARRANGEMENT OF VIEWS. 37 CFR 1.84(I)
Black ink, Color.	Words do not appear on a horizontal, left-to-right fashion
Color drawings are not acceptable until petiton is granted.	when page is either upright or turned so that the top
Fig(s)	becomes the right side, except for graphs. Fig(s)
Pencil and son black ink not permitted. Fig(s)	9. SCALE 37 CFR 1.84(k)
PHOTOGRAPHS. 37 CFR 1.84 (b)	Scale not large enough to show mechanism without
I full-tone set is required. Fig(s)	crowding when drawing is reduced in size to two-thirds i
Photographs not properly mounted (must use brystol board or	raproduction.
photographic double-weight paper). Fig(s)	Fig(s)
Foor quality (half-tone). Pig(s)	IO. CHARACTER OF LINES, NUMBERS, & LETTERS.
TYPE OF PAPER. 37 CFR 1.84(e)	37 CFR 1.84(i)
Paper not flexible, strong, white, and durable.	Unex, numbers & letters not uniformly thick and well
Fig(s)	defined, clean, durable, and black (poor line quality).
Erasures, alterations, overwritings, interlineations,	Fig(s)
folds, copy machine marks not accepted. Fig(s)	11. SHADING. 37 CFR 1.84(m)
Mylar, velum paper is not acceptable (too thin).	Solid black areas pale. Fig(s)
Fig(s)	Solid black shading not permitted. Fig(s)
SIZE OF PAPER. 37 CFR 1.84(f): Acceptable sizes:	Shade lines, pale, rough and blurred. Fig(s)
21.0 cm by 29.7 cm (DIN size A4) -	12. NUMBERS, LETTERS, & REFERENCE CHARACTERS.
21.6 cm by 27.9 cm (8 1/2 x 11 inches)	37 CFR 1.84(p)
All drawing sheets not the same size.	Numbers and reference characters not plain and legible.
Sheet(s)	Fig(s)
Drawings sheets not an acceptable size. Fig(s)	Figure legends are poor. Fig(s)
MARGINS. 37 CFR 1.84(g); Acceptable margins:	Numbers and reference characters not oriented in the
,	same direction as the view. 37 CFR 1.84(p)(1)
Top 2.5 cm 1zft 2.5cm Right 1.5 cm Bostom 1.0 cm	Fig(s)
SIZE: A4 Size	
Top 2.5 cm Left 2.5 cm Right 1.5 cm Bottom P.O cm	English alphabet not used. 37 CFR 1.84(p)(2)
SIZE: 8.1/2 x 11	Figs
dargins not acceptable. Fig(s)	Nambers, letters and reference characters must be at leas
Top (f) Left (L)	.32 cm (1/8 inch) in height. 37 CFR 1.84(p)(3)
Right (R) Bottom (B)	Fig(s)
/IEWS. 37 CFR 1.84(h)	13. LEAD LINES. 37 CFR 1,84(q)
	Lead lines cross each other. Fig(s)
REMINDER: Specification may require revision to	Lead lines missing. Fig(s)
Orrespond to drawing changes.	14. NUMBERING OF SHEETS OF DRAWINGS. 37 CFR 1.84(1)
artial views. 37 CFR 1.84(h)(2)	Sheets not numbered consecutively, and in Arabic numera
Brackets needed to show figure as one entity,	beginning with number 1. Shoot(s)
Fig(s)	15. NUMBBRING OF VIEWS. 37 CFR 1.84(u)
Views not labeled separately or properly.	Views not numbered consecutively, and in Arabic numera
Fig(s)	beginning with number 1. Fig(s)
Enlarged view not labeled separetely or properly.	16. CORRECTIONS, 37 CFR 1.84(w)
Fig(s)	Corrections not made from prior PTO-948
ECTIONAL VIEWS. 37 CPR 1.84 (h)(3)	daled
Hatching not indicated for sectional portions of an object.	17. DESIGN DRAWINGS. 37 CFR 1.152
Fig(s)	Surface shading shown not appropriate. Fig(s)
Sectional designation should be noted with Arabic or	Solid black shading not used for color contrast.
Roman numbers. Fig(a)	Fig(s)
	• • • • • • • • • • • • • • • • • • • •
	1
MMENTS	
	•

REVIEWER	Trucy	DATE & CA	<u>ў. 92</u> <mark>те</mark> ц	EPHONE NO	 -
ATTACHMENT TO PAPE	/ P NO		i		
ALIACHMENT TO PAPE	ER NO.				